Reconfigurable and Adaptive Computing: Theory and Applications

Nadia Nedjah, Chao Wang

November 1, 2017 by Chapman and Hall/CRC
Reference - 222 Pages - 87 B/W Illustrations
ISBN 9781138894198 - CAT# K32872

USD$79.95

Add to Wish List
FREE Standard Shipping!

Features

  • Explains how to increase the flexibility, dependability, and power of today’s complex system-on-chip FPGAs, dynamically reconfigurable FPGAs, and various adaptive computing devices
  • Describes new, practical solutions to issues with computer and network security systems, next-generation sequencing, and more
  • Discusses improved approaches to video watermarking, routing, hot spot-based profiling, and system performance

Summary

Reconfigurable computing techniques and adaptive systems are some of the most promising architectures for microprocessors. Reconfigurable and Adaptive Computing: Theory and Applications explores the latest research activities on hardware architecture for reconfigurable and adaptive computing systems.

The first section of the book covers reconfigurable systems. The book presents a software and hardware codesign flow for coarse-grained systems-on-chip, a video watermarking algorithm for the H.264 standard, a solution for regular expressions matching systems, and a novel field programmable gate array (FPGA)-based acceleration solution with MapReduce framework on multiple hardware accelerators.

The second section discusses network-on-chip, including an implementation of a multiprocessor system-on-chip platform with shared memory access, end-to-end quality-of-service metrics modeling based on a multi-application environment in network-on-chip, and a 3D ant colony routing (3D-ACR) for network-on-chip with three different 3D topologies.

The final section addresses the methodology of system codesign. The book introduces a new software–hardware codesign flow for embedded systems that models both processors and intellectual property cores as services. It also proposes an efficient algorithm for dependent task software–hardware codesign with the greedy partitioning and insert scheduling method (GPISM) by task graph.

Share this Title