Low-Power NoC for High-Performance SoC Design

Free Standard Shipping

Purchasing Options

ISBN 9781420051728
Cat# 51725



SAVE 20%

eBook (VitalSource)
ISBN 9781420051735
Cat# E51725



SAVE 30%

eBook Rentals

Other eBook Options:


  • Presents the chip specification methods to partition communication from computation
  • Explains how to optimize communication through NoC
  • Supplements CAD-based theoretical approaches to NoC with circuit-level design examples
  • Describes low-power schemes of NoC with real-world circuit and system examples
  • Illustrates the application of NoC to the design of SoC with real-world chip examples
  • Covers the various aspects of the BONE project, including circuit-level design, architectural research, and system integration on a NoC platform
  • Summary

    Chip Design and Implementation from a Practical Viewpoint

    Focusing on chip implementation, Low-Power NoC for High-Performance SoC Design provides practical knowledge and real examples of how to use network on chip (NoC) in the design of system on chip (SoC). It discusses many architectural and theoretical studies on NoCs, including design methodology, topology exploration, quality-of-service guarantee, low-power design, and implementation trials.

    The Steps to Implement NoC

    The book covers the full spectrum of the subject, from theory to actual chip design using NoC. Employing the Unified Modeling Language (UML) throughout, it presents complicated concepts, such as models of computation and communication–computation partitioning, in a manner accessible to laypeople. The authors provide guidelines on how to simplify complex networking theory to design a working chip. In addition, they explore the novel NoC techniques and implementations of the Basic On-Chip Network (BONE) project. Examples of real-time decisions, circuit-level design, systems, and chips give the material a real-world context.

    Low-Power NoC and Its Application to SoC Design

    Emphasizing the application of NoC to SoC design, this book shows how to build the complicated interconnections on SoC while keeping a low power consumption.

    Table of Contents

    Preface NoC-Based System-Level Design
    NoC and System-Level Design
    Introduction to SoC Design
    Platform-Based SoC Design
    Multiprocessor SoC and NoC
    Low-Power SoC Design
    System Design with Model of Computation
    System Models
    Validation and Verification
    Hardware/Software Codesign
    Application Analysis
    Computation–Communication Partitioning
    Communication System: Current Trend
    Separation of Communication and Computation
    Communication-Centric SoC Design
    Communication Synthesis
    Network-Based Design
    NoC-Based real Chip Implementation
    NoC-Based SoC
    Architecture of NoC
    Practical Design of NoC
    NoC Topology and Protocol Design
    Analysis Methodology
    Energy Exploration
    NoC Protocol Design
    Low Power Design for NoC
    Low-Power Signaling
    On-Chip Serialization
    Low-Power Clocking
    Low-Power Channel Coding
    Low-Power Switch
    Low-Power NoC Protocol
    Real Chip Implementation
    BONE Series
    Industrial Implementations
    Academic Implementations
    Appendix: BONE Protocol Specification
    Overview of BONE
    BONE Protocol
    References appear at the end of each chapter.